



Application Note

# SL-Series SoC PCB Design Checklist

Abstract: This application note provides a checklist for SL-Series SoC PCB designs.

Downloaded by Anonymous () on 01 Jun 2026 19:41:42 UTC

# Contents

1.	Overview.....	3
2.	General Requirements .....	4
3.	PCB Stack-Up and Thickness .....	5
3.1.	4-Layer Stack-Up.....	5
3.2.	6-Layer Stack-Up.....	5
4.	High-Speed Signal Design (Insertion Loss/Crosstalk and Return Loss).....	6
4.1.	Reference Plane Guidelines .....	6
4.2.	Differential Pair Routing and Length Matching.....	7
4.2.1.	Additional Rules.....	8
5.	Signal Integrity and Return Path Continuity .....	9
6.	Strategic Component Placement .....	10
7.	DDR Layout Implementation .....	11
8.	Power Integrity (Power Plane, Inductance RLC, and IR Drop) .....	12
9.	Revision History .....	13

Downloaded by Anonymous () on 23 Jun 2026 19:41:42 UTC

# 1. Overview

This application note provides a collection of basic layout rules. However, it may not always be possible to follow every rule. The design engineer, using this design guide, must determine which rules can be relaxed, where they can be relaxed, for which signals, and when doing so is necessary.

Item	Comment	Checklist
1	General Requirements	<input checked="" type="checkbox"/>
2	PCB Stack-Up and Thickness	<input type="checkbox"/>
3	High-Speed Signal Design (Insertion Loss/Crosstalk and Return Loss)	<input type="checkbox"/>
4	Signal Integrity and Return Path Continuity	<input type="checkbox"/>
5	Strategic Component Placement	<input type="checkbox"/>
6	DDR (Copying the reference design is highly recommended)	<input checked="" type="checkbox"/>
7	Power Integrity (Power Plane, Inductance RLC, and IR Drop)	<input type="checkbox"/>

Downloaded by Anonymous () on 23 Jun 2026 19:41:42 UTC

## 2. General Requirements

To minimize signal reflections in high-speed designs, ensure impedance matching between the source, transmission line, and sink. Follow all impedance guidelines defined in the *SL-Series High-Speed Interface Design Guide* for compliant layout and routing of high-speed interfaces.

Interface	Impedance Requirement
USB 2.0	90 ohm $\pm$ 10%
USB 3.0	90 ohm $\pm$ 10%
eMMC	50 ohm to 60 ohm
RGMII	50 ohm to 60 ohm
GETH	100 ohm $\pm$ 10%
DDR	Diff: 85 ohm; SE: 50 ohm $\pm$ 10%; may be 55 ohm $\pm$ 10% in BGA breakout area
SDIO	50 ohm to 60 ohm
HDMI TX	100 ohm $\pm$ 10%
HDMI RX	100 ohm $\pm$ 10%
PCIe0	100 ohm $\pm$ 10%
PCIe1	100 ohm $\pm$ 10%
CSIO	100 ohm $\pm$ 10%
CSI1	100 ohm $\pm$ 10%
DSI	100 ohm $\pm$ 10%

### 3. PCB Stack-Up and Thickness

The stack-ups presented in the following subsections are intended as reference examples and may serve as a starting point for evaluating and selecting an appropriate PCB stack-up. If a different stack-up is required, recalculate the trace dimensions accordingly. Work closely with your PCB manufacturer to select a stack-up solution that meets the specific electrical and mechanical requirements of your design.

#### 3.1. 4-Layer Stack-Up

LAYER	DIELECTRIC / COPPER THICKNESS / THICKNESS (MIL)	COPPER Thickness
1. TOP		0.333-Plating
2. L02_PWR		2.91 MIL
3. L03_GND		CORE
4. BOTTOM		2.96 MIL
THICKNESS AT LAMINATION 1.6MM(+10%/-10%)		0.333-Plating

#### 3.2. 6-Layer Stack-Up

LAYER	DIELECTRIC / COPPER THICKNESS / THICKNESS (MIL)	COPPER Thickness
1. TOP		0.333-Plating
2. L02_GND		3.0 MIL
3. L03_SIG1		CORE
4. L04_SIG2		39 MIL
5. L05_VCC		CORE
6. BOTTOM		3.0 MIL
THICKNESS AT LAMINATION 1.6MM(+10%/-10%)		0.333-Plating


**Note:** Ensure that the dielectric thickness between Layer 3 (L03) and Layer 4 (L04) is at least 30 mils to minimize crosstalk between high-speed signals.

## 4. High-Speed Signal Design (Insertion Loss/Crosstalk and Return Loss)


### 4.1. Reference Plane Guidelines

The impedance of a trace depends on its width and the distance between the trace and its reference plane. A wide trace has lower impedance than a narrow trace at the same distance. The same effect also applies to connector and component pads. A large pad has significantly lower impedance than the trace connected to it. This impedance discontinuity can cause reflections and reduce signal integrity. Therefore, place a plane cutout under large connector and component pads. In this case, use an active reference plane on another layer and stitch it to the normal reference plane with vias.

For high-speed signals such as HDMI, USB 2.0, USB 3.0, PCIe, and DSI/CSI, create a reference-plane cutout directly under series components (e.g., common-mode chokes, series resistors, capacitors, ESD protection components, and connectors).



**Note:** Avoid power plane hot spots under the SoC area.




## 4.2. Differential Pair Routing and Length Matching

Interface	Trace Length Match (p-to-n)	Inter-Pair Match	Notes
USB 2.0	±40 mil	—	—
USB 3.0	±5 mil	—	—
PCIe	±5 mil	—	—
Ethernet	±25 mil	—	—
MIPI DSI/CSI	±10 mil	±50 mil	—
HDMI	±10 mil	±40 mil	—
eMMC / SDIO	—	±50 mil	—

### 4.2.1. Additional Rules


- The spacing between differential pairs must be at least  $3\times$  the dielectric thickness between the signal and its reference layer.
- Avoid creating stubs on high-speed signal traces when adding test pads or resistors. The suggested placement example is shown below. As a rule of thumb, stubs longer than one-tenth of the wavelength should be considered problematic.



- Series resistors, capacitors, and vias in differential pairs should be placed symmetrically.




- Maintain a symmetric breakout for all differential-pair signals.




## 5. Signal Integrity and Return Path Continuity

Review the following:


- Always consider the signal return path during layout.
- If a signal crosses between two different reference planes (e.g., GND to VCC), place a stitching capacitor (10 nF to 100 nF) between the planes near the crossover point.



- When vias are placed close together, they may cut off the reference plane; avoid creating voids under high-speed signals.



- Add GND vias whenever a signal trace switches layers. For differential signals, place ground vias symmetrically.



- Maintain an air gap greater than 15 mils between the high-speed signal and the GND shape.

## 6. Strategic Component Placement

---

Review the following:

- Place common-mode chokes and ESD protection devices as close as possible to the connectors.
- Use at least eight vias for VCORE and VCPU connections to ensure sufficient current-carrying capacity.
- Remove all dangling traces and vias to prevent floating copper and EMI issues.
- Keep power inductors away from sensitive signal traces.

Downloaded by Anonymous () on 23 Jun 2026 19:41:42 UTC

## 7. DDR Layout Implementation

---

Review the following:

- Length matching.
- Differential-Pair Symmetry: Route DQS and CLK as tightly coupled differential pairs, ensuring equal trace lengths and symmetrical via placement to prevent phase skew.
- VTT and VREF Isolation: Route VTT and VREF as shielded traces (isolated by GND), and place VTT termination resistors at the end of the bus. Use a dedicated narrow plane for heat/noise management.

Downloaded by Anonymous () on 23 Jun 2026 19:41:42 UTC

## 8. Power Integrity (Power Plane, Inductance RLC, and IR Drop)

---

Review the following:

- **Low-Impedance Power Planes:** Use wide, solid copper pours (planes) instead of narrow traces for high-current rails (VCORE, VDDM). Ensure that the Power-GND pair is on adjacent layers to maximize planar capacitance.
- **IR Drop:** Perform DC analysis to ensure that the voltage drop from the PMIC to the SoC load is within  $\pm 2\%$  to  $\pm 3\%$ . Check for neck-downs (narrow copper areas) near vias that can cause localized heating.
- **Via Inductance Reduction:** Use multiple stitching vias for power and ground transitions between layers. Use via-in-pad technology for high-speed processors to significantly reduce the inductive loop.

Downloaded by Anonymous () on 23 Jun 2026 19:41:42 UT

## 9. Revision History

---

Revision	Description
A	Initial release.

Downloaded by Anonymous () on 23 Jun 2026 19:41:42 UTC



### Copyright

Copyright © 2026 Synaptics Incorporated. All Rights Reserved.

### Trademarks

Synaptics; the Synaptics logo; are trademarks or registered trademarks of Synaptics Incorporated in the United States and/or other countries.

All other trademarks are the properties of their respective owners.

### Contact Us

Visit our website at [www.synaptics.com](http://www.synaptics.com) to locate the Synaptics office nearest you.

PN: 506-001689-01 Rev A

### Notice

Use of the materials may require a license of intellectual property from a third party or from Synaptics. This document conveys no express or implied licenses to any intellectual property rights belonging to Synaptics or any other party. Synaptics may, from time to time and at its sole option, update the information contained in this document without notice.

INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND SYNAPTICS HEREBY DISCLAIMS ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED U.S. DOLLARS.