



Application Note

Astra™ Machina SL2600 Series Boundary Scan & JTAG Hardware Interface

Abstract: This application note details the Boundary Scan and JTAG Hardware Interface of SL2600 Series SoC.

Downloaded by Anonymous User on 2026-04-01 04:01:32 UTC

Contents

1.	Overview	5
1.1.	Scope.....	5
1.2.	Astra Foundations JTAG Header Interface Overview.....	6
1.2.1.	Core Module Hardware Configuration for Enabling Setting JTAG & Boundary Scan Access.....	6
1.2.2.	2x6 Pin Header on I/O Board Interfaces	7
1.3.	Astra SL2600 Series JTAG and Boundary Scan Description Language	9
1.3.1.	Astra SL2600 Series JTAG	9
1.3.2.	SL2600 Boundary Scan Description Language	10
2.	References.....	11
3.	Revision History	12

Downloaded by Anonymous () on 21 Jun 2026 04:01:32 UTC

List of Figures

Figure 1. Overview of Astra Machina SL2600 Series	5
Figure 2. R31 of SL2610 Core Module on Top View	6
Figure 3. JTAG Header – J22 (1.27mm spacing) Digi-Key P/N: 952-3091-2-ND	7
Figure 4. Astra Machina I/O Evaluation board 2x6-pin header definition.....	8
Figure 5. SL2600 JTAG Chain and Boundary Scan Diagram	9

Downloaded by Anonymous () on 21 Jun 2026 04:01:32 UTC

List of Tables

Table 1. SL2610 Core Modules Hardware Configuration for enabling JTAG and Boundary Scan	6
Table 2. JTAG signals on SL2610 and I/O board to 2x6 Pin Header	7
Table 3. SL2600 Debug Port Configuration.....	9
Table 4. SL2600 Supported Instructions.....	10

Downloaded by Anonymous () on 21 Jun 2026 04:01:32 UTC

1. Overview

The Astra™ Machina Foundation Series offers evaluation-ready kits that facilitate quick and straightforward prototyping with the Synaptics SL-Series of embedded Linux and Android processors. Featuring a modular design, these kits include interchangeable core compute modules, a standard I/O board and variety of daughter cards for connectivity, debugging, and various I/O configurations.

1.1. Scope

This document offers overview connection interface diagrams for JTAG interface of SL2600 SoC Family.




Figure 1. Overview of Astra Machina SL2600 Series

1.2. Astra Foundations JTAG Header Interface Overview

1.2.1. Core Module Hardware Configuration for Enabling Setting JTAG & Boundary Scan Access

Table 1. SL2610 Core Modules Hardware Configuration for enabling JTAG and Boundary Scan

SoC	Pin #	Pull-up Resistor	Condition	Description
SL2610	B24	R31 Stuff	JTAG_SEL = 1	1 = DFT JTAG is selected




Figure 2. R31 of SL2610 Core Module on Top View

1.2.2. 2x6 Pin Header on I/O Board Interfaces




Figure 3. JTAG Header – J22 (1.27mm spacing) Digi-Key P/N: 952-3091-2-ND

Table 2. JTAG signals on SL2610 and I/O board to 2x6 Pin Header

SL2610 Pin #	SL2610 Pin Name	Mode	Direction	Default Function	J22 2x6 Pin Header
W26	SM_TRSTn	-	IN	JTAG_TRSTn	Pin #1
-	-	-	-	EXT_RSTn	Pin #2
-	-	-	-	1.8V	Pin #3
V30	SM_TMS	Mode 0	IN	JTAG_TMS	Pin #4
-	-	-	-	1.8V	Pin #5
U30	SM_TDO	Mode 0	OUT	JTAG_TDO	Pin #6
-	-	-	-	GND	Pin #7
T30	SM_TDI	Mode 0	IN	JTAG_TDI	Pin #8
-	-	-	-	GND	Pin #9
W30	SM_TCK	-	IN	JTAG_TCK	Pin #10
-	-	-	-	GND	Pin #11
-	-	-	-	JTAG_PWR (1.8V)	Pin #12




Figure 4. Astra Machina I/O Evaluation board 2x6-pin header definition

Downloaded by Anonymous () on 21 Jun 2024 07:32 UTC

1.3. Astra SL2600 Series JTAG and Boundary Scan Description Language

1.3.1. Astra SL2600 Series JTAG

The SL2600 device implements a standard IEEE 1149.1-compliant JTAG interface to support debugging of SOC_CPU (ARM) through In-Circuit Emulation (ICE). Additionally, this JTAG interface is also used to control boundary scan (BSCAN) TAP controller, using which Memory Built-In Self -Test (MBIST) and IJTAG paths are controlled.

Figure 5 shows SL2600 JTAG chain connections for both ICE debugger and BSCAN mode. Both the BSCAN DFT controller and the ICE debugger share the same JTAG interface. To support security control features, either CPU ICE debugger interface or boundary scan access is disabled during power up. JTAG access protection level is provided by the OTP.

Note: For production parts, the DFT JTAG is disabled for security purpose.

1.3.1.1. SL2600 JTAG Block Diagram




Figure 5. SL2600 JTAG Chain and Boundary Scan Diagram

Table 3. SL2600 Debug Port Configuration

dft_jtag_sel	SynaPROT (OTP)	soc2mcu_iso_en	BSCAN TAP	CPU TAP (CoreSight™)
x	Disable	x	No	No
1	Enable	x	Yes	No
0	Enable	1	No	SoC – No SM– Yes debug features controlled by SynaPROT
0	Enable	0	No	SoC – Yes SM– Yes debug features controlled by SynaPROT

1.3.2. SL2600 Boundary Scan Description Language

The SL2600 device supports the IEEE 1149.1-compliant boundary scan (BSCAN) interface. [Table 4](#) lists the instructions supported.

Table 4. SL2600 Supported Instructions

Instruction	Code
BYPASS	4'b1111
EXTEST	4'b0001
INTEST	4'b0100
SAMPLE/PRELOAD	4'b0101
IDCODE	4'b1100
HIGHZ	4'b0110
CLAMP	4'b0000
Reserved	All others

Downloaded by Anonymous () on 21 Jun 2026 04:01:32 UTC

2. References

- *SL2610 Production Line of Embedded Processors Datasheet* (PN: 505-001501-01)
- *Astra Machina SL2600 Series Single Board Computer (SBC) User Guide (eMMC DDR4)* (PN: 511-001454-01)

Downloaded by Anonymous () on 21 Jun 2026 04:01:32 UTC

3. Revision History

Revision	Description
A	Initial release.

Downloaded by Anonymous () on 21 Jun 2026 04:01:32 UTC



Copyright

Copyright © 2025 Synaptics Incorporated. All Rights Reserved.

Trademarks

Synaptics, the Synaptics logo, Astra, and the Astra logo are trademarks or registered trademarks of Synaptics Incorporated in the United States and/or other countries.

Arm and CoreSight are trademarks and registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All other trademarks are the properties of their respective owners.

Contact Us

Visit our website at www.synaptics.com to locate the Synaptics office nearest you.

PN: 506-001641-01 Rev A

Notice

Use of the materials may require a license of intellectual property from a third party or from Synaptics. This document conveys no express or implied licenses to any intellectual property rights belonging to Synaptics or any other party. Synaptics may, from time to time and at its sole option, update the information contained in this document without notice.

INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND SYNAPTICS HEREBY DISCLAIMS ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED U.S. DOLLARS.